

Patent Attorney's Docket No. 014823-116

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE OF THE PROPERTY OF THE PROPER

Examiner: Greene, J.

Filed: November 13, 1998 For: IC TEST SOFTWARE SYSTEM FOR MAPPING LOGICAL FUNCTIONAL TEST DATA OF LOGIC INTEGRATED CIRCUITS TO PHYSICAL REPRESENTATION

MARIA REGINA CATIIS

RESPONSE UNDER 37 CFR §1.111

Assistant Commissioner for Patents Washington, D.C. 20231

In re Patent Application of

Application No.: 09/192,164

Shawn Smith, et al.

Sir:

Responsive to the Office Action of February 3, 2000, please amend this application as follows:

IN THE CLAIMS:

1. (Amended) A method of automated defect localization in the testing of semiconductor integrated circuits, comprising the steps of:

> testing the integrated circuits to obtain generalized failure data; inputting the generalized failure data and circuit models describing logical

operations of the integrated circuits to a circuit analysis tool;

obtaining from the circuit analysis first localized probable defect data; performing in-line inspection of the integrated circuits to obtain second localized probable defect data; and

correlating the first and second localized probable defect data.